A Broadband Passive Delay Line Structure in 0.18 Micron Cmos for a Gigabit Feed Forward Equalizer
نویسندگان
چکیده
منابع مشابه
A 125 MHz Digital Equalizer for Broadband Communications
A 125 MHz digital equalizer has been designed based on a 0.25 μm CMOS standard cell library. Partially conforming to the Gigabit Ethernet 1000Base-T standard, the equalizer includes a 16-tap feed-forward adaptive FIR filters accepting 8-bit input, and a 16-tap decision-feedback adaptive FIR filters producing 5-level output symbols. The modified Booth encoding and Wallace tree compression scheme...
متن کاملA 0.18 µm CMOS 3.125-Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial Link
A new compact line equalizer is proposed for backplane serial link applications. The equalizer has two control blocks. The feed-forward swing control block determines the optimal low frequency level and the feedback control block detects signal shapes and decides the high-frequency boosting level of the equalizer. Successful equalization is demonstrated over a 1.5m long PCB trace at 3.125-Gb/s ...
متن کاملReliable CMOS adaptive equalizer for short-haul optical networks
Article history: Received 6 February 2013 Received in revised form 4 July 2013 Accepted 5 July 2013 Available online 6 August 2013 A new low-voltage CMOS continuous-time adaptive equalizer for short-haul gigabit optical communications is presented in this paper. It was designed to compensate the attenuation of a 1.25 Gb/s signal with a simple NRZ modulation, transmitted through a 50-m length 1-...
متن کاملA Feed-Forward Time Amplifier Using a Phase Detector and Variable Delay Lines
This paper describes a high-speed, robust, scalable, and low-cost feed-forward time amplifier that uses phase detectors and variable delay lines. The amplifier works by detecting the time difference between two rising input edges with a phase detector and adjusting the delay of the variable delay line accordingly. A test chip was designed and fabricated in 65 nm CMOS. The measured resulting per...
متن کاملDelay-Line Sharing Based: A New 600-MHz 16-bit Resolution CMOS DPWM Circuit
This paper presents a new circuit design for digital pulse-width modulators (DPWM). In this paper, we improve the structure of hybrid DPWM by utilization of the separation of MSB/LSB group. In addition, a delay line element is shared by MSB/LSB group to reduce the power consumption. The new DPWM prototype circuit operates at 600 MHz clock frequency and has 1.1-mW power consumption. An experimen...
متن کامل